



FIG. 1
DATA NET



Christopher S. MacLellan
CYCLIC REDUNDANCY CHECK (CRC)
PARITY CHECK SYSTEM AND METHOD
Application No. 09/746,174



FIG. 10



117





FIG 2A





FIG 2B


1-14.3

FIG 4




09746174-04001

FIG 5



[illegible]






FIG 8

09746174.040201









FIG. 9

FIG. 9



F16.10





Variable	Mean	SD	Min	Max
Age	34.5	10.2	21	55
Gender	0.5	0.5	0	1
Marital Status	0.6	0.5	0	1
Education	12.5	1.5	9	16
Income	3500	1500	1000	8000
Health	0.8	0.2	0	1
Stress	4.5	1.5	1	7
Depression	0.3	0.4	0	1
Life Satisfaction	5.5	1.5	1	9
Work Satisfaction	6.5	1.5	1	9
Family Satisfaction	7.5	1.5	1	9
Community Satisfaction	6.0	1.5	1	9
Overall Satisfaction	6.5	1.5	1	9









FIG. 14






Fig. 16.16: 4-Bit Shift Register

The diagram shows a 4-bit shift register with bits 0, 1, 2, 3, 4, 5, 6, 7. The input is labeled "INFORMATION CYCLE" and the output is labeled "OUT INFORMATION CYCLE". The register is divided into two sections: "ADDRESS (ADDR)" and "DATA". The "ADDRESS" section has a "CONTROL" input and a "TAG" output. The "DATA" section has a "DATA-CRC" output and a "LAST DATA WORD" output. The register is labeled "4-256 CLOCK PULSES".

Fig. 16.17: Matrix Multiplier

The diagram shows a 3x3 matrix multiplier circuit. It consists of three input registers (70041, 70042, 70043) and three output registers (70021, 70022, 70023). The inputs are connected to the outputs via a 3x3 matrix of logic gates. The circuit is labeled "60042" and "60043".

Fig. 16.18: Address and Data Registers


The diagram shows two registers: "ADDRESS REGISTER" and "DATA REGISTER". The "ADDRESS REGISTER" has inputs 70041, 70042, 70043 and outputs 70021, 70022, 70023. The "DATA REGISTER" has inputs 70041, 70042, 70043 and outputs 70021, 70022, 70023. The registers are labeled "60041" and "60042".

Fig. 16.19: Timing Diagram

The diagram shows the timing of the registers. It includes a "CLOCK" signal and three data signals: "70021", "70022", and "70023". The signals are labeled "70021", "70022", and "70023".

FO2040" 429460

Christopher S. MacLellan
CYCLIC REDUNDANCY CHECK (CRC)
PARITY CHECK SYSTEM AND METHOD
Application No. 09/746,174



664
30